Siliconix Si9200EY

CAN Bus Driver and Receiver

Features

- Survives Ground Shorts and Transients on Multiplexed Bus in Automotive and Industrial Applications
- Single Power Supply

- Compatible with Intel 82526 CAN Controller
- Direct Interface No External Components Required
- Automotive Temperature Range (-40 to 125°C)

Description


The Si9200EY is designed to interface between the Intel 82526 CAN Controller and the physical bus to provide drive capability to the bus and differential receive capability to the controller. It is designed to absorb typical electrical transients on the bus which may occur in an automotive or industrial application, and protect itself against any abnormal bus conditions. The transmitter will be disabled during these conditions and will be re-enabled when the abnormal condition is cleared.

The Si9200EY is built using the Siliconix BiC/DMOS

process. This process supports CMOS, DMOS, and isolated bipolar transistors and uses an epitaxial layer to prevent latchup. The bus line pins are diode protected and can be driven beyond the V_{DD} to ground range.

The Si9200EY is offered in the space efficient 8-pin high-density surface mount plastic package and is specified over the automotive temperature range (-40 to 125°C).

Pin Configuration and Functional Block Diagram



Si9200EY Siliconix

Absolute Maximum Ratings^a

Operating Temperature (T _A)40 to 125°C
Junction and Storage Temperature55 to 150°C
Voltage On Any Pin (Except CAN_H and CAN_L)
with Respect to Ground -0.3 to V_{DD} +0.3 V
Voltage On CAN_H and CAN_L
with Respect to Ground
Supply Voltage, V_{DD} -0.3 to 12 V
Continuous Output Current ± 100 mA

Notes

- Extended exposure to the absolute maximum ratings or stresses beyond these ratings may affect device reliability or may cause permanent damage to the device. Functional operation at conditions other than the recommended operating conditions is not implied.
- b. Mounted on 1-IN², FR4 PC Board.

Recommended Operating Conditions

V_{DD}	 	4.75 to 5.25 V
Bus Load Resistance	 	60 Ω

Specifications

		Test Conditions Unless Otherwise Specified		$\begin{array}{c} \textbf{Limits} \\ T_{A} = -40 \text{ to } 125^{\circ}\text{C} \end{array}$			
Parameter	Symbol	$V_{\rm DD} = 4.75 \text{ to } 5.25 \text{ V}$		Min ^b	Typa	Max ^b	Unit
Input							
TX Input Voltage High	V _{INH}			4			V
TX Input Voltage Low	V _{INL}					1	
TX Input Current Low	I_{IL}	$\overline{TX} = 0 \text{ V}$	-50		-2.0	- μΑ	
TX Input Current High	I _{IH}	$\overline{TX} = V_{DD}$	-1.0		1.0		
Output							
	V _{CAN_HR} , V _{CAN_LR}				2.5	3	
Bus Recessive V _{DIF} V _{CAN_H} V _{CAN_}		$\overline{TX} = V_{\text{INH}}, R_{\text{L}} = \infty$			0	0.05	
	V _{CAN_HD}			2.75	3.5	4.5	
Bus Dominant	V _{CAN_LD}	$\overline{\mathrm{TX}} = \mathrm{V_{INI}}$, $\mathrm{R_{I}} = 60~\Omega$	0.5	1.5	2.25	-	
Bus Dominant		1,12			2	3	
Reference Output	V_{REF}	$-25 \mu\text{A} \le I_{\text{REF}} \le 25 \mu\text{A}$		0.5 V _{DD} -0.2	0.5 V _{DD}	0.5 V _{DD} +0.2	v
Receive Output (Bus Recessive Conditions)		$\overline{\text{TX}} = \text{V}_{\text{INH}}$	$I_{OUT} = -10 \mu A$	V _{DD} -0.3	V _{DD} -0.05		
	V _{RXH}	$-2.0 \text{ V} \le \text{V}_{\text{CAN_H}}, \text{V}_{\text{CAN_L}} \le 7 \text{ V}$ $-1 \text{ V} \le \text{V}_{\text{CAN H}} - \text{V}_{\text{CAN L}} \le$	$I_{OUT} = -100 \mu\text{A}$	V _{DD} -1	V _{DD} -0.2		
		0.5 V (Bus Recessive)	$I_{OUT} = -2 \text{ mA}$	V _{DD} -1.75	V _{DD} -1		
Receive Output		$\overline{TX} = V_{INH}$ $-0.8 V \le V_{CAN_H} \le 7 V$ $-2 V \le V_{CAN_L} \le 5.8 V$	$I_{OUT} = 10 \mu A$		0.05	0.3	1
(Bus Dominant	$\overline{V_{ m RXL}}$		$I_{OUT} = 100 \mu\text{A}$		0.2	1]
Conditions)		$0.9 \text{ V} \le \text{V}_{\text{CAN H}} - \text{V}_{\text{CAN L}} \le 5 \text{ V}$ (Bus Dominant)	$I_{OUT} = 2 \text{ mA}$		1	1.75	

Si9200EY Siliconix

Specifications

		Test Conditions Unless Otherwise Specified	T _A =				
Parameter	Symbol	$V_{DD} = 4.75 \text{ to } 5.25 \text{ V}$	Minb	Typa	Max ^b	Unit	
Output (Cont'd)							
Internal Resistance from Bus Pins	R _{IN} , BUS_L	$\overline{TX} = V_{INH}$ (Recessive)	5		50	kΩ	
	R _{IN} , BUS_H		5		50		
	R_{DIFF}		10		100		
Internal Capacitance from Bus Pins ^c	C _{IN} (CAN_H, CAN_L)				50	pF	
Dynamic			•		•		
Propagation Delay – TX to V _{DIFF} High	t _{ON-TX}				50		
Propagation Delay – TX to V _{DIFF} Low	t _{OFF} -TX				50	ns	
Propagation Delay – TX to Receive Low	t _{ON-RX}				120	1118	
Propagation Delay – TX to Receive High	t _{OFF} -RX				120]	
Supply							
Supply Current	T	$\overline{TX} = V_{INH}, V_{DD} = 5.25 \text{ V}, R_L = 60 \Omega \text{ (Recessive)}$			25	\prod_{mA}	
	I_{DD}	$\overline{TX} = V_{INL}, V_{DD} = 5.25 \text{ V}, R_L = 60 \Omega \text{ (Dominant)}$	40		75] III/A	
Transient ^c							
Electrostatic Discharge Human Body Model	V _{ESD}	$C_L = 100 \text{ pF}, R_L = 1500 \Omega$ MIL-STD-883D, Method 3015		2000		V	
Bus Transient Voltage	V _{TRANS}	$R_S = 1000 \Omega, 1 \text{ msec}$	-60		60	1	
Protection							
Thermal Trip Point ^c	T_{TRP}		150	165	180	$ ceil_{^{\circ}\mathrm{C}}$	
Thermal Hysteresis ^c	T _{HYS}		10	20	30	<u> </u>	


- a. Typical values are for DESIGN AID ONLY at T_A = 25°C, not guaranteed nor subject to production testing.
 b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
 c. Guaranteed by design, not subject to production test.

Truth Table

TX	Mode	Bus State	CAN_H	CAN_L	RX
Low	Transmit	Dominant	High	Low	Low
High (or Floating)	Transmit and Receive	Recessive	Floating	Floating	High
High (or Floating)	Receive	Recessive	High	Low	Low

Si9200EY Siliconix

Switching Time Test Circuit



Circuit Schematic

